

REMARKS

1 Allowable Subject Matter

2 Claim 21 has been amended as specified by the examiner.

3 '112 Rejection

4 The rejection of claim 20 under 35 USC 112 is respectfully traversed. The
5 claim has been corrected.

6 '102 Rejection

7 The rejection of claims 1, 3 - 5, 8, 9, 19 and 22 is respectfully traversed.

8 The examiner has made a number of errors in reviewing the Sato reference.

1 Applicants call the examiner's attention to Figs 2G and 2H of Sato and the
2 accompanying text on Col 5, lines 7 - 9, the preceding paragraph before
3 the examiner's quoted selection, in which Sato states that CMP is used.

4 Applicants call the examiner's attention to Fig. 2F of Sato, showing that
5 the isolation plug has a top surface below the top of the device layer,
6 contrary to the examiner's statement in the bottom three lines of page 3 of
7 the action and contrary to the requirements of claim 1.

8 In addition, claim 1 has been amended to specify that the fill in the
9 isolation apertures has a height that is less than the the thickness (i.e. the
10 top surface) of the pad insulator. Fig. 2G of Sato shows a fill in the
11 isolation trenches that is clearly above the pad insulator 3.

12 Thus, the Sato reference is clearly not valid under 35 USC 102.

1 In addition, since the purpose of Sato's disclosure is filling a high aspect
2 ratio trench, not the purpose of avoiding CMP, the disclosure is also not
3 useful under 35 USC 103. One skilled in the art would not think to look
4 at a disclosure that specifically calls for CMP to find a technique that
5 avoids CMP, as claim 1 clearly specifies.

6 Independent Claim 19

7 With respect to claim 19, the foregoing remarks also apply. Applicants
8 call the examiner's attention to Col 18, lines 52 - 55, which also state that
9 CMP is used.

10 With respect to claim 22, Applicants call the examiner's attention to Fig.
11 12G, showing the result of a CMP treatment (col 18, lines 48 - 50). This
12 embodiment is therefore not valid as a result of the restriction in all the
13 independent claims that CMP is not used.

1 In addition, Applicants call the examiner's attention to Fig. 12H, showing
2 that the isolation trench fill (numeral 8 in the Figure) is far above substrate
3 1 containing the device layer. Layer 15 is a polysilicon layer (col 18, line
4 6) that is patterned to form gates, not the device layer, which in
5 conventional terminology contains the transistor body.

6 Claims 10 - 18 and 20

7 Claim 10 has been conformed to claim 1 and the remarks regarding claim 1
8 apply to claim 10 also.

9 In addition, the examiner has made another error on page 7, last three lines
10 of the main paragraph: Fig2D of Sato does not show any field apertures,
11 let alone those formed in areas disposed between apertures separated by
12 greater than a minimum active area distance.

1 The label 'field aperture' has been defined in paragraph 35. Since it is
2 merely a label applied to original text, there is no possibility of new matter
3 being added.

4 Further, Chung shows the use of CMP (col 4, line 53).

5 Thus, the combination of Sato and Chung does not show the features of
6 claim 10 or its dependent claims.


7 The examiner's assertions starting on page 8, in the paragraph starting "It
8 would have been obvious" are merely assertions that the examiner has
9 made up with no support in Sato or Chung.

10 Chung shows only a blanket implant, so that there is no support for finding
11 the limitations of claims 11 and 12, directed at fully removing wide areas
12 of pad insulator.

1 In summary, the combination suggested by the examiner comprises two
2 references that each show the use of CMP. Applicants maintain that such a
3 combination cannot possibly suggest a method that explicitly avoids the
4 use of CMP.

5 For the foregoing reasons, allowance of the claims is respectfully
6 solicited.

7 Respectfully submitted,
8

9
10 by: 
11 Eric W. Petraske, Attorney
12 Registration No. 28,459
Tel. (203) 798-1857